Nano-CMOS Design for Manufacturability
Robust Circuit and Physical Design for Sub-65nm Technology Nodes
Normal Price: $191.95
Your Price: $172.76 AUD, inc. GST
Shipping: $7.95 per order
You Save: $19.19! (10% off normal price)
Plus...earn $8.64 in Boomerang Bucks
Availability: Available to Backorder, No Due Date for Supply, Not for Xmas
Nano-CMOS Design for Manufacturability by Ban P. Wong
Book DescriptionDiscover innovative tools that pave the way from circuit and physical design to fabrication processing Nano-CMOS Design for Manufacturability examines the challenges that design engineers face in the nano-scaled era, such as exacerbated effects and the proven design for manufacturability (DFM) methodology in the midst of increasing variability and design process interactions. In addition to discussing the difficulties brought on by the continued dimensional scaling in conformance with Moore's law, the authors also tackle complex issues in the design process to overcome the difficulties, including the use of a functional first silicon to support a predictable product ramp. Moreover, they introduce several emerging concepts, including stress proximity effects, contour-based extraction, and design process interactions. This book is the sequel to Nano-CMOS Circuit and Physical Design, taking design to technology nodes beyond 65nm geometries. It is divided into three parts: Part One, Newly Exacerbated Effects, introduces the newly exacerbated effects that require designers' attention, beginning with a discussion of the lithography aspects of DFM, followed by the impact of layout on transistor performance Part Two, Design Solutions, examines how to mitigate the impact of process effects, discussing the methodology needed to make sub-wavelength patterning technology work in manufacturing, as well as design solutions to deal with signal, power integrity, WELL, stress proximity effects, and process variability Part Three, The Road to DFM, describes new tools needed to support DFM efforts, including an auto-correction tool capable of fixing the layout of cells with multiple optimization goals, followed by a look ahead into the future of DFM Throughout the book, real-world examples simplify complex concepts, helping readers see how they can successfully handle projects on Nano-CMOS nodes. It provides a bridge that allows engineers to go from physical and circuit design to fabrication processing and, in short, make designs that are not only functional, but that also meet power and performance goals within the design schedule.
Buy Nano-CMOS Design for Manufacturability book by Ban P. Wong from Australia's Online Bookstore, Boomerang Books.
Book DetailsISBN: 9780470112809
(232mm x 164mm x 22mm)
Publisher: John Wiley and Sons Ltd
Publish Date: 7-Nov-2008
Country of Publication: United States
Books By Author Ban P. Wong
Nano-CMOS Circuit and Physical Design, Hardback (December 2004)» View all books by Ban P. Wong
Based on the authors' expansive collection of notes taken over the years, this work bridges the gap between physical and circuit design and fabrication processing, manufacturability, and yield.
» Have you read this book? We'd like to know what you think about it - write a review about Nano-CMOS Design for Manufacturability book by Ban P. Wong and you'll earn 50c in Boomerang Bucks loyalty dollars (you must be a member - it's free to sign up!)
Author Biography - Ban P. Wong
Ban P. Wong, CEng, MIET, is Director of Design Methodology at Chartered Semiconductor, Inc. He holds five patents and is the lead author of Nano-CMOS Circuit and Physical Design (Wiley). Franz Zach, PhD, is Senior Director at PDF Solutions, where he is involved in integrated yield ramps at advanced technology nodes. Victor Moroz, PhD, is a Principal Engineer at Synopsys. He focuses on semiconductor physics, including silicon process integration, teaching undergraduate and graduate students, and developing process simulation and DFM tools. Anurag Mittal, PhD, Yale University, has co-developed the world's first truly CMOS-compatible Flash technology. He has several papers, invited talks, and patents to his credit. Currently he is Director of Technology & Applications at Takumi Inc., where he is developing novel EDA solutions on Design for Variability & Reliability. Greg W. Starr, PhD, is a Supervising Principal Engineer at Xilinx, where he is responsible for advanced serial IO development on advanced processes. Andrew Kahng, PhD, is Professor of CSE and ECE at the University of California, San Diego, and the CTO of Blaze DFM. His research focuses on integrated circuit physical design and design for manufacturability. Dr. Kahng has published more than 300 journal and conference papers.
Phone: 1300 36 33 32 (9am-2pm Mon-Fri AEST) - International: +61 2 9960 7998 - Online Form
Address: Boomerang Books, 878 Military Road, Mosman Junction, NSW, 2088
© 2003-2016. All Rights Reserved. Eclipse Commerce Pty Ltd - ACN: 122 110 687 - ABN: 49 122 110 687