System-on-Chip Test Architectures by Laung-Terng Wang
Look inside with Google Book Preview
System-on-Chip Test Architectures
By Laung-Terng Wang

System-on-Chip Test Architectures

Nanometer Design for Testability

By (author) See other recent books by Laung-Terng Wang See other recent books by Charles E. Stroud See other recent books by Nur Touba
Format: Hardback

Normal Price: $96.00
Your Price: $86.40 AUD, inc. GST
Shipping: $7.95 per order
You Save: $9.60! (10% off normal price)
Plus...earn $4.32 in Boomerang Bucks
Availability: Available Available to Backorder, No Due Date for Supply

System-on-Chip Test Architectures by Laung-Terng Wang

Book Description

Modern electronics testing has a legacy of more than 40 years. The introduction of new technologies, especially nanometer technologies with 90nm or smaller geometry, has allowed the semiconductor industry to keep pace with the increased performance-capacity demands from consumers. As a result, semiconductor test costs have been growing steadily and typically amount to 40 per cent of today's overall product cost. This book is a comprehensive guide to new VLSI Testing and Design-for-Testability techniques that will allow students, researchers, DFT practitioners, and VLSI designers to master quickly System-on-Chip Test architectures, for test debug and diagnosis of digital, memory, and analog/mixed-signal designs.It emphasizes VLSI Test principles and Design for Testability architectures, with numerous illustrations/examples. It has the most up-to-date coverage available, including Fault Tolerance, Low-Power Testing, Defect and Error Tolerance, Network-on-Chip (NOC) Testing, Software-Based Self-Testing, FPGA Testing, MEMS Testing, and System-In-Package (SIP) Testing, which are not yet available in any testing book. It covers the entire spectrum of VLSI testing and DFT architectures, from digital and analog, to memory circuits, and fault diagnosis and self-repair from digital to memory circuits. It discusses future nanotechnology test trends and challenges facing the nanometer design era; promising nanotechnology test techniques, including Quantum-Dots, Cellular Automata, Carbon-Nanotubes, and Hybrid Semiconductor/Nanowire/Molecular Computing. It includes practical problems at the end of each chapter for students.

Buy System-on-Chip Test Architectures book by Laung-Terng Wang from Australia's Online Bookstore, Boomerang Books.

Book Details

ISBN: 9780123739735
ISBN-10: 012373973X
Format: Hardback
(235mm x 191mm x 41mm)
Pages: 896
Imprint: Morgan Kaufmann Publishers In
Publisher: Elsevier Science & Technology
Publish Date: 8-Jan-2008
Country of Publication: United States

Books By Author Laung-Terng Wang

Electronic Design Automation by Laung-Terng Wang Electronic Design Automation, Hardback (March 2009)

Covers the spectrum of the Electronic Design Automation (EDA) flow, from ESL design modeling to logic/test synthesis, verification, physical design, and test. This book contains the advancements, including Test compression, ESL design modeling, large-scale floorplanning, placement, routing, synthesis of clock and power/ground networks.

VLSI Test Principles and Architectures by Laung-Terng Wang VLSI Test Principles and Architectures, Hardback (August 2006)

A comprehensive guide to DFT methods that shows the readers how to design a testable and quality product, drive down test cost, improve product quality and yield, and speed up time-to-market and time-to-volume. It provides coverage of design for testability. It presents coverage of industry practices commonly found in commercial DFT tools.

» View all books by Laung-Terng Wang


» Have you read this book? We'd like to know what you think about it - write a review about System-on-Chip Test Architectures book by Laung-Terng Wang and you'll earn 50c in Boomerang Bucks loyalty dollars (you must be a member - it's free to sign up!)

Write a book review

Author Biography - Laung-Terng Wang

Laung-Terng Wang, Ph.D., is founder, chairman, and chief executive officer of SynTest Technologies, CA. He received his EE Ph.D. degree from Stanford University. A Fellow of the IEEE, he holds 18 U.S. Patents and 12 European Patents, and has co-authored/co-edited two internationally used DFT textbooks- VLSI Test Principles and Architectures (2006) and System-on-Chip Test Architectures (2007).

Boomerang Bucks close

For every $20 you spend on books, you will receive $1 in Boomerang Bucks loyalty dollars. You can use your Boomerang Bucks as a credit towards a future purchase from Boomerang Books. Note that you must be a Member (free to sign up) and that conditions do apply.

Recent books by Laung-Terng Wang close
Electronic Design Automation by Laung-Terng Wang
VLSI Test Principles and Architectures by Laung-Terng Wang
Recent books by Charles E. Stroud close
System-on-Chip Test Architectures by Charles E. Stroud
Recent books by Nur Touba close
System-on-Chip Test Architectures by Nur Touba
» close