Verification Techniques for System-Level Design
Normal Price: $113.00
Your Price: $101.70 AUD, inc. GST
Shipping: $7.95 per order
You Save: $11.30! (10% off normal price)
Plus...earn $5.09 in Boomerang Bucks
Availability: Available to Backorder, No Due Date for Supply
Verification Techniques for System-Level Design by Masahiro Fujita
Book DescriptionThis book will explain how to verify SoC (Systems on Chip) logic designs using "formal and "semiformal verification techniques. The critical issue to be addressed is whether the functionality of the design is the one that the designers intended. Simulation has been used for checking the correctness of SoC designs (as in "functional verification), but many subtle design errors cannot be caught by simulation. Recently, formal verification, giving mathematical proof of the correctness of designs, has been gaining popularity. For higher design productivity, it is essential to debug designs as early as possible, which this book facilitates. This book covers all aspects of high-level formal and semiformal verification techniques for system level designs. . First book that covers all aspects of formal and semiformal, high-level (higher than RTL) design verification targeting SoC designs. . Formal verification of high-level designs (RTL or higher). . Verification techniques are discussed with associated system-level design methodology.
Buy Verification Techniques for System-Level Design book by Masahiro Fujita from Australia's Online Bookstore, Boomerang Books.
Book DetailsISBN: 9780123706164
(235mm x 191mm x 22mm)
Imprint: Morgan Kaufmann Publishers In
Publisher: Elsevier Science & Technology
Publish Date: 12-Dec-2007
Country of Publication: United States
Books By Author Masahiro Fujita
Physics and Technology of Crystalline Oxide Semiconductor CAAC-IGZO, Hardback (December 2016)» View all books by Masahiro Fujita
This book describes the application of c-axis aligned crystalline In-Ga-Zn oxide (CAAC-IGZO) technology in large-scale integration (LSI) circuits.
» Have you read this book? We'd like to know what you think about it - write a review about Verification Techniques for System-Level Design book by Masahiro Fujita and you'll earn 50c in Boomerang Bucks loyalty dollars (you must be a member - it's free to sign up!)
Author Biography - Masahiro Fujita
*Spent 15 years at Fujitsu research laboratories. *Research on synthesis and verification of digital systems for more than 25 years *Full professor at VLSI Design and Education Center in the University of Tokyo Indradeep Ghosh received the Bachelor of Technology degree in Computer Science and Engineering from the Indian Institute of Technology, Kharagpur, India, in 1993, and the M.A. and Ph.D. degrees in Electrical Engineering from Princeton University, Princeton, New Jersey, in 1995 and 1998, respectively. Since 1998 he has been a member of research staff in at Fujitsu Laboratories of America, Sunnyvale, California. He has authored or co-authored more that 40 technical articles in international journals and conferences and holds 6 US patents. He has given numerous presentations in international conferences and workshops. In Fujitsu he has been involved in design verification and testing of industrial systems that are currently in production. His research interests include testing, verification, and validation of hardware and software systems. He is senior member of the IEEE and a member of the ACM. Mukul Prasad: Mukul Prasad received the Bachelor of Technology degree in Electrical Engineering from the Indian Institute of Technology, Delhi, India, in 1995, and the Ph.D. degree in Electrical Engineering & Computer Sciences from the University of California at Berkeley in 2001. Since 2001 he has been a member of the research staff in the Trusted Systems Innovation group at Fujitsu Laboratories of America in Sunnyvale, California. His doctoral thesis and his subsequent research has involved the development and application of verification technologies such as Satisfiability solvers. His work has received a Best Paper Award at the Design Automation & Test in Europe Conference (DATE 2002). His current research addresses various problems in system-level design validation. He has co-authored more than 20 technical papers and presented three tutorials at international conferences and jointly holds 3 U.S. patents in the area of formal validation.
Phone: 1300 36 33 32 (9am-5pm Mon-Fri AEST) - International: +61 2 9960 7998 - Online Form
Address: Boomerang Books, 878 Military Road, Mosman Junction, NSW, 2088
© 2003-2017. All Rights Reserved. Eclipse Commerce Pty Ltd - ACN: 122 110 687 - ABN: 49 122 110 687